Technique used to facilitate the troubleshooting of digital circuits. Nodes of the circuit, stimulated during a test mode, produce “signatures” as the result of the data compression process performed by the signature analyzer. When a node signature is compared to a known good documented signature, faulty nodes can be identified.