A compression method where a graphics accelerator transfers more than one bit on each clock cycle, then reassembles the fragmented pixels. For example, some chips can transfer 8, 24-bit pixels in three clocks instead of the four normally required, saving bandwidth.