Two output modules having the same address. Each output on the one module is controlled by the same output image table bit as the corresponding (parallel) output on the other module.