A display controller architecture characterized by having multiple FIFOs or write buffers. There is typically one FIFO or write buffer at the CPU interface, and one or more FIFOs in the display pipeline.