An access in a parallel processor’s local RAM that can be performed through the local port. Such access is done in a single cycle.

If an access is attempted through the local port but is not local legal, access must be diverted to the global port, causing a pipeline stall.