Fetch, address, execute pipeline sequence. The instruction-execution unit pipeline for the parallel processor. The fetch stage includes instruction and operand fetch; the address stage includes address computation and possible crossbar access; and the execute stage includes data unit operations, memory accesses, and register-toregister moves.