A memory-mapped register that contains status and control bits for the buffered serial port (BSP) interface. The 10 least significant bits (LSBs) of the SPCE are dedicated to serial port interface control, whereas the 6 most significant bits (MSBs) are used for autobuffering unit (ABU) control.